



Atty. Dkt. No. 043034-0180

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Takashi TAKENAKA
Title: LOGIC VERIFICATION AND LOGIC CONE EXTRACTION
TECHNIQUE
Appl. No.: 10/612,193
Filing Date: 07/03/2003
Examiner: Unassigned
Art Unit: Unassigned

INFORMATION DISCLOSURE STATEMENT
UNDER 37 CFR §1.56

Commissioner for Patents
PO Box 1450
Alexandria, Virginia 22313-1450

Sir:

Submitted herewith on Form PTO/SB/08 is a listing of documents known to Applicant in order to comply with Applicant's duty of disclosure pursuant to 37 CFR §1.56. A copy of each listed document is being submitted to comply with the provisions of 37 CFR §1.97 and §1.98.

The submission of any document herewith, which is not a statutory bar, is not intended as an admission that such document constitutes prior art against the claims of the present application or that such document is considered material to patentability as defined in 37 CFR §1.56(b). Applicant does not waive any rights to take any action which would be appropriate to antedate or otherwise remove as a competent reference any document which is determined to be a *prima facie* art reference against the claims of the present application.

TIMING OF THE DISCLOSURE

The listed documents are being submitted in compliance with 37 CFR §1.97(b), within three (3) months of the filing date of the application.

RELEVANCE OF EACH DOCUMENT

The relevance of Documents A1-A4 is described in the present specification. An English translation of Document A2 is not readily available; however, the absence of such translation does not relieve the PTO from its duty to consider the submitted foreign language document (37 CFR §1.98 and MPEP §609). An English language abstract is attached.

Applicant respectfully requests that any listed document be considered by the Examiner and be made of record in the present application and that an initialed copy of Form PTO/SB/08 be returned in accordance with MPEP §609.

The Commissioner is hereby authorized to charge any additional fees which may be required regarding this application under 37 CFR §§ 1.16-1.17, or credit any overpayment, to Deposit Account No. 19-0741. Should no proper payment be enclosed herewith, as by a check being in the wrong amount, unsigned, post-dated, otherwise improper or informal or even entirely missing, the Commissioner is authorized to charge the unpaid amount to Deposit Account No. 19-0741.

Respectfully submitted,

Date: August 20, 2003

FOLEY & LARDNER
Customer Number: 22428



22428

PATENT TRADEMARK OFFICE

Telephone: (202) 672-5407
Facsimile: (202) 672-5399

By Philip J. Antisola
for / *Philip J. Antisola* Reg. No.
David A. Blumenthal
Attorney for Applicant
Registration No. 26,257

Reg. No.
38,819

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO		Complete if Known		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT Date Submitted: August 20, 2003 <small>(Use as many sheets as necessary)</small>		Application Number 10/612,193 Filing Date 07/03/2003 First Named Inventor Takashi TAKENAKA Group Art Unit Unknown Examiner Name Unknown Attorney Docket Number 043034-0180		
Sheet	1	of	1	

U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ⁶
	A2	P. ASHAR et al., "Verification of Scheduling in the Presence of Loops Using Uninterpreted Symbolic Simulation," International Conference on Computer Design, (1999), pp. 458-466, C&C Research Laboratories, Princeton, N. J.	
	A3	E. M. CLARKE, et al., "Model Checking," (1999), pp. 61-74, The MIT Press, Cambridge, MA.	
	A4	N. MANSOURI et al., "Automated Correctness Condition Generation for Formal Verification of Synthesized RTL Designs," (2000), Formal Methods in System Design, pp. 59-91, Kluwer Academic Publishers, The Netherlands.	
	A5	S. MALIK et al., "Logic Verification Using Binary Decision Diagrams in a Logic Synthesis Environment," IEEE International Conference on Computer-Aided Design, (1988), pp. 6-9.	

Examiner Signature _____ Date Considered _____

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ²See attached Kinds of U.S. Patent Documents. ³Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, PO Box 1450, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, PO Box 1450, Alexandria, Virginia 22313-1450.